

## LVDS CRYSTAL OSCILLATOR IN CERAMIC LCC PACKAGE - X075LVDS Series

## **FEATURES**

- RoHS Compliant (Pb-Free), LVDS Compatible Signals
- Inherent Low Power and Low EMI Emission
- Very Low Phase Jitter, No Internal PLL Avoids Cascading PLL Problems
- Complimentary Output, Tri-state Enable/Disable Standard, 7x5x2 mm SMD package

## **SPECIFICATIONS**

Frequency Range 80 MHz to 320 MHz

Standard Frequency 80/100/106.25/125/133.33/155.52/156.25/161.1328/167 MHz

Input Voltage (Vcc)  $B = +3.3 \text{ VDC} \pm 5\%$ ;  $C = +2.5 \text{ VDC} \pm 5\%$ 

**Input Current** 50 mA Maximum **Storage Temperature** -55°C to 125°C

**Overall Frequency Stability** 

 $100 = \pm 100 \text{ ppm}$ ;  $50 = \pm 50 \text{ ppm}$ ;  $25 = \pm 25 \text{ ppm}$ Temperature Range  $A = 0^{\circ}C$  to  $70^{\circ}C$ ;  $B = -40^{\circ}C$  to  $85^{\circ}C$  $50A = \pm 50 \text{ ppm} / 0^{\circ}\text{C} \text{ to } 70^{\circ}\text{C}$ Standard Stability

1 = Tristate 60/40%; 3 = Tristate 55/45%; 5 = Tristate 52.5/47.5% **Electric Option (Duty Cycle)** 

0 = No tristate 60/40%; 2 = No tristate 55/45%; 4 = No tristate 52.5/47.5%

**Output Load** 100 Ohms across differential outputs (Offset 1.25V Typ)

Logic "1" / Logic "0" Level 1.43V Typ / 1.10V Typ

Rise/Fall Time (Tr/Tf) 0.7 ns Maximum, 0.3 ns Typical at 20% to 80% Vp-p

5 ms Maximum Start-up time


Phase Jitter (RMS, 1 Sigma) 1 ps Max for fj > 1KHz; 0.3 ps Typical for fj = 12KHz to 20MHz

**Tristate Function** Input (Pin 1) High (> 0.7Vcc) or open: Output (Pin 4, 5) active

Input (Pin 1) Low (< 0.3Vcc): Output disabled in high impedance

**Enable/Disable Time** 2 ms Maximum - Enable; 200 ns Maximum - Disable

### XO75LVDS-155M520-B50A1 Creating a Part Number



 $25 = \pm 25 \text{ ppm}$ 

# **OUTLINE DRAWING**

